« back to Press releases main

TSMC's Reference Flow 9.0 Includes Azuro's Clock Tree Synthesis

Azuro's PowerCentric Clock Solution Reduces Clock Power and Improves Clock Timing

SANTA CLARA, CA--June 4, 2008--Azuro, Inc. the provider of advanced clock implementation tools for nanometer chip design, today announced that Taiwan Semiconductor Manufacturing Company (TSMC) Reference Flow 9.0 includes Azuro's PowerCentric(TM) clock tree synthesis (CTS) solution. PowerCentric lowers clock power, reduces clock area, and improves clock timing.

Reference Flow 9.0 is the latest version of TSMC's industry-leading design methodology to lower power design power, improve design margins, and increase the yield of designs in its 40nm process technology

"The increase in design complexity and the demand for low power highlights clock implementation as an emerging bottleneck for design performance and designer productivity," said S.T. Juang, senior director of design infrastructure marketing, TSMC. "Azuro's PowerCentric tool delivers significant power savings, and improves clock timing by reducing clock skew and insertion delay."

PowerCentric removes productivity obstacles in the design flow by improving CTS automation and enabling designers to quickly comprehend and analyze even the most complex interleaved clock networks. "The inclusion of PowerCentric into Reference Flow 9.0 follows from superior timing and power results that have been proven in silicon across several TSMC technology nodes," said Paul Cunningham, co-founder and chief executive officer, Azuro. "We look forward to continuing our collaboration with TSMC to ensure success at advanced process nodes."

Azuro will be demonstrating PowerCentric in booth #601 at the 45th annual Design Automation Conference taking place in the Anaheim Convention Center from June 8-13, 2008.

About Azuro
Azuro, Inc. is a provider of advanced clock implementation tools for nanometer chip design. Azuro’s unique technology delivers significant power, speed and time-to-market benefits and is being used by leading semiconductor companies around the globe to design cellular modem chips, multimedia chips, network switches, graphics chips, Bluetooth and WiFi chips, embedded processors, PC chipsets, and many other mobile and line powered devices. Founded in 2002, the privately held company is headquartered in Santa Clara, California, with R&D offices in Cambridge, UK. For further information, visit www.azuro.com or call (408) 970-8200.

# # #

Azuro, PowerCentric, and the Azuro logo are either trademarks or registered trademarks of Azuro, Inc. All other trademarks are the property of their respective owners.

Contacts:

Azuro – Jennifer Bilsey, (408) 970-8205, jen@azuro.com

Cayenne Communication – Michelle Clancy, (252) 940-0981, michelle.clancy@cayennecom.com